I. INTRODUCTION
URRENT-MODE circuits offer many potential advan-C tages such as low voltage operation [ 11, [2] , easy manipulation of signals [3] , [4] , and higher operating speed [5] , [6] , which make current-mode techniques an attractive alternative to conventional voltage-mode circuits. Additionally, in some applications, such as the readout of infrared detectors [7] or optical sensors [8] , the output signals of the detectors or transducers are inherently currents. The direct use of currentmode circuits would simplify the design in such cases.
For current-mode data acquisition systems, current samplehold circuits (CSH) are frequently required to freeze fast moving signals before processing by the system. Several CSH circuits have been reported [2] , [5] , [9] - [13] . However, the precision of these CSH circuits is limited mainly by clock feedthrough errors 111, [lo] , [141, [15] . Several clock feedthrough reduction techniques based on current cancellation ideas have been proposed [ 141, [ 151. However, more errors are inevitably introduced by the additional current mirrors due to the finite output resistance effect [5] , [12] , [17] . Moreover, the gain accuracy and linearity of the current mirrors would be degraded when device mismatches occur [12] , and it is not Manuscript received January 11, 1994; revised July 11, 1994. This work was supported by the United Microelectronics Corporation, Hsin-Chu, Taiwan, Republic of China, under Contract C81065.
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IEEE Log Number 9405724. 2) The operational amplifier A,, is fully balanced and the common-mode voltage at the outputs is stabilized at Vcm-,, through a common-mode feedback, such and S 4 B . Equation (1) shows that the effective capacitance for the differential-mode charge injection is This decreases the dynamic range. To obtain a compromise between the accuracy and the dynamic range, the differential gain A,d is chosen to be 1 while the common-mode gain A,,, is designed to be as low as possible.
The circuit diagram for the amplifier Abuf used in Fig. 1 is shown in Fig. 2 . Besides the reduction of the clock feedthrough errors, the buffer amplifier Abuf also increases the isolation of the charge holding nodes from the output nodes in the hold mode; this reduces the capacitance coupling error caused by the output voltage swing. The dimensions of the transistors and the capacitors in these circuits are suitably chosen to have the same settling-time constant in the sample mode. The dimensions of the critical devices for the circuit in Fig. 1 are listed in Table 11 . From Table I , it can be seen that only a slight reduction of clock where c1 = c,,~ + *, and c 2 = Cm12 -9. Q~A ( Q~B ) is the charge injection from 5'4.4 (S4B). In (2), the first term is due to the charge injection difference between S 4 A and S4B. Since the sources and the drains of S 4 A and S4B are at the threshold point of A,, during the sample mode, the charge difference between Q~A and Q~B is small. The second term comes from the common-mode charge injection which is attenuated by the mismatch factor e. Note that the mismatch of C3 and C 4 results in negligible errors for the charges injected from S 4 A and S~B , since C3 (C,) simply functions as a dc blocking capacitor between the node V , (VB) and the negative (positive) output of AOp.
The simulated results of the circuit in Fig. 1 with 10% device mismatches are also shown in Table I . From the simulated results and the discussions above, it can be shown that the clock feedthrough currents are significantly reduced by the DCFA circuit even in the case of large mismatches of capacitors and switches.
FULLY DIFFERENTIAL VERSION
In high precision applications, fully differential configurations are more attractive because it provides a 6 dB increase for the dynamic range, and a higher immunity against power line noises and clock feedthrough errors. A fully differential CSH circuit derived directly from the circuit in Fig. 1 is shown in Fig. 3 . The circuit depicted in the lower half of this figure consisting of an operational voltage amplifier, four capacitors, and two switches is the DCFA circuit. The circuits in the upper half are the core circuits to samplehold the input currents. The voltage buffer amplifier Abuf required herein is constructed by the five transistors P3, P 4 f , P4r, N3f, and N3r. During the sample mode ($1,$3 high and $2 low), the common gate node of P1f and Plr is connected to the common source node of P4f and P 4 r through the switch S5 to form a common-mode feedback loop. If the common-mode input is zero, the voltage at the common source node of P4f and P 4 r ideally remains at the quiescent value, and thus the currents of P1f and Plr only offer the dc bias currents J . If non-zero i,, is present at the inputs, this common-mode component is detected at the common source node of P 4 f and P 4 r , which adjusts the currents of Plf and Plr to be ( J -icm). The common-mode component i , , of the inputs is thus taken away from the inputs by the upper PMOS branches consisting of (Plf, P 2 f ) on the left and (Plr, Pzr) on the right. The differential part f i d of the input currents are detected at the gate-drain shorted nodes of Nsr and N3f, which adjust the currents of Nlf and Nlr to
When the circuit is switched to the hold mode ($1, $3 low and $2 high), the common gate node of P1f and Plr is connected through the switch SS to a fixed-bias voltage Vbcm, which can be designed to make the currents of P1f and PI, equal to the bias current J . Consequently, the commonmode part of the input is eliminated in the hold mode. The differential parts of the input currents are held and fed to the outputs from the transistors (Nlf, N2f) and (Nlr, Nzr), respectively. :hi-requirement by adding additional current mirrors. F I~ 1 .hou x the resulting circuit. In this circuit, the mismatch or niirror transistors becomes another potential error source 2nd rh;.rsfors hpscial care is required for the layout of these i i i i m v rran\istors.
IV. EXPERIMENTAL RESULTS
The fully differential CSH circuit of Dummy devices are not added to these NMOS switches to facilitate the measurement of the clock feedthrough errors. The external input clock is buffered by a chain of inverters to achieve the internal clock transition time of 1 ns. For comparison, the circuit of Fig. 4 with the DCFA removed and appropriate capacitors added was also fabricated in another test chip. Fig. 6 plots the measured signal-dependent hold pedestal error currents as a function of the dc input current level. Two curves for the CSH, with and without the DCFA circuitry, are shown. Comparing these two curves, it is shown that the DCFA circuitry can reduce the signal-dependent clock feedthrough errors by a factor of 5.
The waveform for the CSH to samplekold a 500 kHz sinusoidal input with peak-to-peak amplitude of 900 /LA at 4 MHz clock rate is shown in Fig. 7 . The acquisition time for a 900 FA step transition to 0.1% accuracy is 150 ns. The The power consumption and chip area are measured for a
CMRR (low frequecncy)

54dB
CSH circuit of unity gain. output spectrum of the CSH circuit clocked at 4 MHz for the input at 250 kHz with peak-to-peak amplitude of 410 pA is shown in Fig. 8 . Note that the spectrum is observed from a single ended output. When the signal frequency is below 250 kHz, the total harmonic distortion is smaller than -60 dB. The corresponding signal-to-noise ratio is 79 dB. As the signal frequency is increased to 500 kHz, the total harmonic distortion is increased to -49 dB. The performance of the experimental CSH circuit is summarized in Table 111 .
V. CONCLUSION
New techniques for the design of CSH circuits are proposed to improve the performance limitations in conventional circuits. Clock feedthrough errors are reduced using a new differential clock feedthrough attenuation circuits without degrading the linearity and operating speed. Both simulation and experimental results have verified the capability of the DCFA circuit to get about 5 times of improvement in reducing the signal-dependent clock feedthrough errors. The proposed CSH circuits also show a high immunity against the Cgd capacitive coupling errors from the outputs.
